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Abstract—Flying Capacitor (FC) multilevel Pulse Width Mod-
ulated (PWM) converters are an attractive choice due to the
natural balancing property of the capacitor voltages. The bal-
ancing can be studied in the time domain, which results in easy
to interpret expressions regarding parameter inﬂuence. Time
domain analysis is normally done by time averaging of the
system model over a PWM-period. In this paper a new method is
presented starting from the “voltage unbalance” excessive energy
which has to be dissipated in the converter load by switching
harmonics in the load current. This is applied on a four-level
H-bridge converter, which has dynamics of a high order and is
normally hard to describe in the dime domain. The proposed
method results in time domain parameters exactly describing
the behaviour and the balancing of the capacitor voltages of the
four-level H-bridge converter.
I. INTRODUCTION
Multilevel converters were developed as a result of a
growing need for higher power converters, [1], [2]. In order
to achieve this higher power rating, the voltage and current
capabilities of the devices used in the converter need to be
increased. Current insulated gate bipolar transistor (IGBT)
technology extends up to 6.5 kV 900 A per switching device.
Converters that make use of a series connection of switches,
allow for the use of switches with reduced voltage ratings.
These lower voltage switches have lower switching losses and
can switch at a higher frequency. Higher switching frequencies
and a smaller voltage step capability result in higher quality
switching waveforms.
Flying capacitor (FC) multilevel converters are an attractive
choice due to the natural voltage balance property. The natural
balancing is achieved by applying a Phase Shifted carrier
PWM (PSCPWM) method. The balancing of the capacitors is
driven by load current high order harmonics, [3]-[6], namely,
by the capacitor “voltage unbalance” excessive energy dissi-
pation in the converter load by switching harmonics in the
load current. Though it is accepted to consider a simpliﬁed
series LR-load model, practically high frequency loss mecha-
nisms like skin-effect and PWM eddy current core losses are
expected to make voltage balance rate faster.
Traditionally the analysis of the natural balancing for FC
multilevel converters is done in the frequency domain, [3].
This method is based on frequency domain transformations
involving double Fourier series expansion, Bessel function
coefﬁcients etc. This approach is, in fact, not analytical, rather
algorithmic, and difﬁcult to apply in an everyday practice. It
results in complex equations where it’s hard to distinguish
a good relationship between the capacitor voltage balancing
behaviour and certain parameters of the system.
In recent work, [7], [8], [9], an alternative analysis of
the FC converter is reported using a switched systems time
domain approach based on stitching of analytical transient
solutions for consecutive PWM period switching subintervals
in conjunction with a small parameter technique [7]. This
approach is more adequate for understanding voltage balance
dynamics as it yields simple accurate truly analytical solutions.
Small parameter approximation actually means inductance
dominated load (inductance limited PWM ripple current) and
reasonably low capacitor ripple voltage.
In this paper, a new technique is presented using a deeper
insight in the capacitor voltage balancing process. The basic
principle is that balancing is driven by the “voltage unbalance”
excessive energy which has to be dissipated in the converter
load by switching harmonics in the load current. Using this
method, easy to interpret expressions for time constants and
oscillation frequency are obtained. This way a complex high-
order system can be described in the time domain, starting
only from the losses generated by the harmonic currents.
II. FOUR-LEVEL H-BRIDGE TOPOLOGY AND NATURAL
BALANCING STRATEGY
The topology of the 4-level H-bridge converter is depicted
in Fig. 1. The complementary switches (S1, S1), (S2, S2),
..., (S6, S6) are controlled by using a phase shifted carrier
pulse width modulation (PSCPWM), depicted in Fig. 2. The
normalized voltage command D controls the ﬁrst leg (switches
S1, S2 and S3), the inverted normalized voltage command −D
controls the second leg (switches S4, S5 and S6).
To describe the behaviour of capacitor voltage values, two
modes are distinguished regarding both legs of the H-bridge
FC converter. For the common mode, the corresponding ca-
pacitor voltages are equal VC1 = VC3 and VC2 = VC4 . This
can be regarded as the behaviour of the mean value of the
corresponding capacitor’s voltages corrected with the nominal
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Fig. 1. Four-level H-bridge ﬂying capacitor converter circuit topology.
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Fig. 2. Four-level H-bridge ﬂying capacitor converter phase shifted carrier
PWM strategy.
voltages:
Vc1 =
VC1 + VC3
2
− Vdc
3
,
Vc2 =
VC2 + VC4
2
− 2Vdc
3
.
(1)
For the differential mode, both capacitor voltages are opposite
VC1 = −VC3 and VC2 = −VC4 . The differential voltages are:
Vd1 =
VC1 − VC3
2
.
Vd2 =
VC2 − VC4
2
.
(2)
III. ANALYTICAL DEDUCTION OF PERIODIC TIME
CONSTANT
The periodic time constant of the balancing of the capacitor
voltages of the four-level H-bridge converter is a measure for
the dissipation of the unbalance energy. For the time domain
analysis of the balancing some assumptions are made: a zero
DC-bus voltage and charged ﬂying capacitors C1, C2, C3 and
C4. This changes nothing to the actual system. The periodic
time constant is the time constant for the damping of the
oscillation of the capacitor voltages. The calculation method
will be worked out for a normalized voltage command D,
holding to the following condition: 0 < D < 1/3, as depicted
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Fig. 3. Converter topology circuits generated by PSCPWM for 0 < D <
1/3.
in Fig. 2. The topology circuits, corresponding with the switch
states generated by the PSCPWM strategy, are depicted in Fig.
3. The duration of the intervals is:
Δt1 = Δt3 = Δt5 = Δt7 = Δt9 = Δt11 =
1/3−D
2
TPWM,
Δt2 = Δt4 = Δt6 = Δt8 = Δt10 = Δt12 =
D
2
TPWM.
(3)
This method makes use of the small parameter approach.
This includes two physical properties. First of all an inductance
dominated load is assumed, giving an almost piece-wize linear
ripple current. Second, the value of the ﬂying capacitors is
large enough, meaning the voltage ripple is relatively low, so
the capacitor voltages can be considered constant within a
switching period.
A. Common mode
Assuming zero DC-bus voltage Vdc, equal corresponding
capacitor voltages VC1 = VC3 and VC2 = VC4 and zero
load resistance, the load voltage and steady state current for
0 < D < 1/3 are depicted in Fig. 4.
The load resistance is assumed to have a minor inﬂuence
on the shape of the current, as depicted in Fig. 4 for D =
1/6, but an average load loss (average power dissipation) on
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Fig. 4. Load voltage and steady state current assuming zero DC-bus voltage
for 0 ≤ D ≤ 1/3, for common mode (drawn for D = 1/6).
a switching period can be calculated:
P =
1
TPWM
TPWM∫
0
i2 (τ)Rdτ. (4)
This requires a correct parameterized knowledge of the cur-
rent. As in regime conditions there is a zero mean current
and a reference is needed to get to this zero mean current, it
is necessary to use an arbitrary zero point and calculate the
mean value, to be able to apply a correction for a zero mean
current. For the next calculation, the zero current reference is
taken at the ﬁrst switching interval (i(0) is the current in the
beginnen of the ﬁrst interval, i(1) at the end of the ﬁrst, and
so on):
i(0) = 0,
i(1) = 0,
i(2) =
−V2Δt2
L
,
i(3) = i(2),
i(4) = i(3) +
V1Δt2
L
,
i(5) = i(4),
i(6) = i(6) +
(V2 − V1)Δt2
L
= 0.
(5)
These current values at the borders of the intervals can be used
to calculate the average current in the intervals:
I1 =
i(0) + i(1)
2
; I2 =
i(1) + i(2)
2
; . . . (6)
The average current can now be calculated:
Iavg =
I1Δt1 + I2Δt2 + I3Δt1 + I4Δt2 + I5Δt1 + I6Δt2
TPWM/2
.
(7)
The corrected currents are:
i(0)corr = i
(0) − Iavg; i(1)corr = i(1) − Iavg; . . . (8)
In the next step, the ohmic loss generated by the current, (8),
has to be calculated. For this the mean square current has to be
calculated for every interval. This can be done using following
expression for the mean square of a current segment:
I21 =
i
(0)
corr
2
+ i(0)corri
(1)
corr + i
(1)
corr
2
3
(9)
This can be done for every single interval. The harmonic power
loss, on average over the PWM period, can then be calculated
as:
Pavg (V1, V2) =
R
“
I21Δt1 + I
2
2Δt2 + I
2
3Δt1 + I
2
4Δt2 + I
2
5Δt1 + I
2
6Δt2
”
TPWM/2
.
(10)
For a four-level H-bridge FC converter this gives:
Pavg =
1
36
RT 2PWMD
2
(
V 21 − V1V2 + V 22
)
(2− 3D)
L2
(11)
Now the average power loss over a PWM period caused
by the harmonic current is known. To be able to calculate
the periodic time constant, the average power loss over an
oscillation period has to be known. So in the last step the
“instantaneous” resistive power loss, (11), has to be averaged.
Without any loss of generality, following initial condition
assumption can be made:
V1 (0) = V ;
V2 (0) = 0.
(12)
Then from (32) this leads to:
V1 (t) = V cosωt;
V2 (t) =
√
C1
C2
V sinωt.
(13)
The average on the oscillation period of the square voltages
are
V 21 =
V 2
2
,
V 22 =
V 2C1
2C2
,
V1V2 = 0.
(14)
Now the expression for the harmonic power loss becomes:
Pavg =
1
72
RT 2PWMD
2V 2 (C1 + C2) (2− 3D)
C2L2
(15)
The law of conservation of energy says (averaged over an
oscillation period and multiplied by 2 because there are two
capacitors (C1 and C3)
Δ
(
2C1
V 2
2
)
TPWM
≈
d
(
C
V 2
2
)
dt
= −P, (16)
with the power loss substituted:
d
(
2C1V 2
2
)
dt
= − 1
72
RT 2PWMD
2V 2 (C1 + C2) (2− 3D)
C2L2
,
(17)
what can be transformed in
d (V )
dt
= − 1
144
RT 2PWMD
2V (C1 + C2) (2− 3D)
C1C2L2
. (18)
The time constant can be found regarding following equation:
dV 2
dt
= − V
Tc
. (19)
This results in the common mode periodic time constant:
Tc =
144L2C1C2
RT 2PWMD
2 (2− 3D) (C1 + C2) , 0 < D < 1/3. (20)
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Fig. 5. Load voltage and steady state current assuming zero DC-bus voltage
for 0 ≤ D ≤ 1/3, for differential mode (drawn for D = 1/6).
For other ranges of D, the circuit momentary circuit topologies
are different, resulting in a different current waveform. The
resulting equations are:
Tc =
1296L2C1C2
RT 2PWM (9D − 9D2 − 1) (C1 + C2)
, 1/3 < D < 2/3,
Tc =
1296L2C1C2
RT 2PWM (D − 1)2 (3D − 1) (C1 + C2)
, 2/3 < D < 1.
(21)
B. Differential mode
Assuming zero DC-bus voltage VDC , inverted correspond-
ing capacitor voltages VC1 = −VC3 and VC2 = −VC4 and
zero load resistance, the load voltage and steady state current
for 0 < D < 1/3 are depicted in Fig. 5.
This results in:
Td =
82944L2C1C2
A
, (22)
with denominator
A = RT 2PWM
[
C1
(
1080D3 − 1584D2 + 448 + 729D4)
+C2
(−1728D2 + 1728D3 + 448)] , (23)
for 0 < D < 1/3. The expressions for a higher normalized
voltage command D are similar and as bulky as the previous.
The normalized decay rates (inverse of the time constants)
are depicted in Fig. 6. It can be concluded that the differential
time constant is much smaller. This can be seen already in the
harmonic current in Fig.5, where the amplitude is much higher
than in the common mode case, resulting in higher losses.
IV. ANALYTICAL DEDUCTION OF FREQUENCY
The voltage balance frequency is calculated assuming zero
DC bus and zero load resistance. The capacitor voltages
are also assumed to be constant during a PWM period and
have a certain voltage at the start. This time the difference
between common mode and differential mode is not made
in the beginning of the calculations. Starting from the load
voltage, the piecewise linear current of the pure inductive load
is calculated. There is no need to consider the (average) current
reference in this case. Now the capacitor voltage changes for
the individual switching intervals can be calculated easily. By
adding the changes for the intervals over a switching period,
the total change of the capacitor voltages can be calculated.
Fig. 6. Common and differential mode normalized decay rates.
Following the switch sequence of the PWM of Fig. 2 and
using the interval durations of (3), the load current at the end
of the ﬁrst interval is:
i(1) = −V2Δt1
L
+
V4Δt1
L
, (24)
with the current at the end of the following intervals:
i(2) = −V2Δt1
L
+
V4Δt1
L
− V2Δt2
L
,
...
i(11) =
V1Δt2
L
− V4Δt2
L
,
i(12) = 0.
(25)
Just as expected, the current ends where it started, at zero. To
be able to calculate the voltage variation over an interval, the
average current during that interval is necessary:
I(1) =
i(12) + i(1)
2
= −V2Δt1
2L
+
V4Δt1
2L
,
...
I(12) =
i(11) + i(12)
2
=
V1Δt2
2L
− V4Δt2
2L
.
(26)
The current in each interval changes the voltages of the
capacitors that are connected in the circuit during that interval.
During interval 1, capacitors C2 and C4 are connected in the
circuit. Their voltages change during interval 1:
Δv(1)2 =
I(1)Δt1
C2
= −V2Δt
2
1
2LC2
+
V4Δt21
2LC2
,
Δv(1)4 = −
I(1)Δt1
C4
=
V2Δt21
2LC4
− V4Δt
2
1
2LC4
.
(27)
The total capacitor voltage variation of a PWM period is the
summation of the voltage changes of the intervals for each
capacitor:
ΔV1 = Δv
(4)
1 + Δv
(5)
1 + Δv
(11)
1 + Δv
(12)
1 ,
ΔV2 = Δv
(1)
2 + Δv
(2)
2 + Δv
(6)
2 + Δv
(7)
2 ,
ΔV3 = Δv
(5)
3 + Δv
(6)
3 + Δv
(10)
3 + Δv
(11)
3 ,
ΔV4 = Δv
(1)
4 + Δv
(7)
4 + Δv
(8)
4 + Δv
(12)
4 .
(28)
When using “on-average” derivative approximation (small
parameter approximation)
ΔV ′1 =
ΔV1
TPWM
,
ΔV ′2 =
ΔV2
TPWM
,
ΔV ′3 =
ΔV3
TPWM
,
ΔV ′4 =
ΔV4
TPWM
,
(29)
and after substituting the voltage variations and the interval
durations (3) in these equations, following linear system can
be found:
2
66666664
ΔV ′1
ΔV ′2
ΔV ′3
ΔV ′4
3
77777775
=
2
66666666666666664
0
2
C1
0
“
9D2 − 2
”
C1
−
2
C2
0 −
“
9D2 − 2
”
C2
0
0
“
9D2 − 2
”
C3
0
2
C3
−
“
9D2 − 2
”
C4
0 −
2
C4
0
3
77777777777777775
·
2
6666664
ΔV1
ΔV2
ΔV3
ΔV4
3
7777775
(30)
These equations can be simpliﬁed when accounting for the
common mode and differential mode.
A. Common mode
Substutition of VC3 = VC1 and VC4 = VC2 in (30) gives:
"
ΔV ′1
ΔV ′2
#
=
2
64 0 D
2 TPWM
8LC1
−D2 TPWM
8LC2
0
3
75 ·
"
ΔV1
ΔV2
#
. (31)
This system has the common mode solution:
V1 (t) = V1(0) cosωct +
√
C2
C1
V2 (0) sinωct,
V2 (t) = V1(0) cosωct−
√
C1
C2
V2 (0) sinωct,
(32)
with
ωc (D) =
TPWMD
2
8L
√
C1C2
, 0 < D < 1/3. (33)
B. Differential mode
Substutition of VC3 = −VC1 and VC4 = −VC2 in (30) gives:
"
ΔV ′1
ΔV ′2
#
=
2
64 0
`
4− 9D2´ TPWM
72LC1
− `4− 9D2´ TPWM
72LC2
0
3
75 ·
"
ΔV1
ΔV2
#
(34)
This system has the differential mode solution:
V1 (t) = V1(0) cosωdt +
√
C2
C1
V2 (0) sinωdt,
V2 (t) = V1(0) cosωdt−
√
C1
C2
V2 (0) sinωdt,
(35)
with
ωd (D) =
TPWM
(
4− 9D2)
8L
√
C1C2
, 0 < D < 1/3. (36)
Fig. 7. Four-level H-bridge ﬂying capacitor converter phase shifted carrier
PWM strategy.
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Fig. 8. Differential mode balance simulation results (D = 0.3).
The frequencies for the other D regions: For 1/3 < D < 2/3:
ωc (D) =
TPWM
(
6D − 6D2 − 1)
24L
√
C1C2
,
ωd (D) =
TPWM (5− 6D)
72L
√
C1C2
,
(37)
and for 2/3 < D < 1:
ωc (D) = ωd (D) =
TPWM (D − 1)2
8L
√
C1C2
, (38)
The normalized common and differential mode frequencies are
depicted in Fig. 7.
V. SIMULATIONS OF THE DERIVED MODEL
The time domain parameters can be used to model a step
response of the capacitor voltages. The derived model is com-
pared with accurate switched simulations. The used parameters
are: Vdc = 100V ; R = 1.5Ω; L = 1mH; C1 = 700μF ;
C2 = 350μF ; TPWM = 408μs (2.45kHz). The differential
mode parameters are checked in Fig. 8 for D = 0.3. The
common mode is applied in Fig. 9 for D = 0.25.
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Fig. 9. Common mode balance simulation results (D = 0.25).
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Fig. 10. Common mode balance simulation results for a lag modulation
strategy (D = 0.25).
VI. LEAD AND LAG MODULATION STRATEGIES AND
AC-MODULATION
So far, we assumed the carrier based voltage modulation
strategy (Fig. 2) that can be referred to as the lead one
because the carrier wave C14 leads C25 and C25 leads C36.
For the alternative lag modulation strategy, the carrier wave
C36 leads C25 and C25 leads C14. The inverse sequence
of the carrier signals generates the inverse switching states
order, but has no inﬂuence on the parameters itself. The lag
modulation may be formally accounted for by changing the
signs of all the sinusoidal terms in (32), (35). The accurate
switched simulation and average voltage balance dynamics
approximation results for the two modulation strategies are
presented in Fig.10.
Once the expressions of the voltage balance dynamics
parameters are obtained for DC PWM, the expressions for
AC PWM can be found by the time averaging of the DC
PWM voltage balance frequency and decay rate (inverse time
constant) along the sinusoidal voltage command trajectories,
[8], [9], [10]. This way, the common mode angular frequency
and time constants must be replaced by their respective values
“averaged” on a fundamental period accounting for their
symmetric, even behavior for 0 < D < 1 and −1 < D < 0.
VII. CONCLUSION
Starting from the fact that the capacitor voltage balancing
depends on the harmonic power loss in the load, it is shown
that it is possible to ﬁnd the parameters that describe the
voltage balancing dynamics. The obtained expressions are
equal to the once obtained by using averaging of the system
models of every switch interval, which takes much more
calculation. The used technique gives a possiblity to ﬁnd the
voltage balance dynamics parameters of a high order system
in a simple way.
The paper presented the method used for a four-level H-
bridge FC converter, resulting in the voltage balance dynamics
equations. These expressions clearly reveal the dependencies
on inductive load parameters, capacitances, carrier frequency,
and normalized DC (and AC) voltage command. They are
conﬁrmed by extensive accurate switched simulations.
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